Abstract-Multiple voltage is an effective dynamic power reduction design technique commonly used in low-power ICs. To the best of our knowledge, there is no reported work for diagnosing multiple-voltage enabled ICs, and the aim of this paper is to propose a method for diagnosing bridge defects in such ICs. By using synthesized ISCAS benchmarks, with realistic extracted bridges and a parametric fault model, this paper investigates the impact of varying supply voltage on the accuracy of diagnosis and demonstrates how the additional voltage settings can be leveraged to improve the diagnosis resolution through a novel multivoltage diagnosis algorithm. In addition, it also identifies the most useful voltage settings to reduce diagnosis cost by eliminating tests at certain voltage setting using the proposed multivoltage diagnosis approach, thereby achieving high diagnosis accuracy at reduced cost.
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I. INTRODUCTION

D
IAGNOSIS is a systematic way to uniquely identify the defect causing malfunction in the circuit. It is critical to silicon debugging, yield analysis, and for improving subsequent manufacturing cycle. There has been extensive work on modeling, detection, and diagnosis of bridge defects [1] - [10] . However, these works implicitly consider only designs using a single supply voltage Vdd. Many modern processors allow the use of multiple Vdds which can be dynamically selected to reduce power consumed and still meet the computational requirements [11] , [12] . Thus, it is important to investigate the effect and potential advantage of using multiple Vdd settings to improve diagnosis accuracy for such designs.
A bridge is defined as an unwanted metal connection between two lines of the circuit, which may deviate the circuit from its ideal behavior. In considering diagnosis of bridge defects, we used a cause-effect diagnosis procedure which uses dictionaries [13] . The amount of information stored in a dictionary is a tradeoff between storage space and diagnostic resolution. A study reported in [14] compares these parameters for full response dictionary (that holds the detailed output response for each fault per test vector), pass-fail dictionary (which stores one bit, indicating pass or fail of a test, per test per fault), and frequency-based dictionary (that holds the detection count of each fault over the entire test set). The study shows that pass-fail dictionary provides high diagnostic power (much higher than that of frequency-based dictionary but slightly lower than that of full response dictionary) and higher space compaction (much higher space compaction than that of full response dictionary). Therefore, in order to conserve storage requirements for the dictionaries, we used a pass-fail dictionary [4] . However, conclusions drawn through the experiments reported in this paper are expected to hold if other diagnosis procedures are used (including full response dictionary or effect-cause diagnosis procedure [1] , [13] ).
A study comparing between better fault models or better diagnosis algorithms revealed that using a simple diagnosis algorithm on a better fault model achieves higher diagnosis accuracy [15] . It was shown by Zou et al. [7] that using an advanced parametric bridge fault model [16] , [17] , diagnosis resolution can improve over algorithms that use simpler fault models. This paper also uses the same parametric fault model [17] .
The nature of bridge defects in multi-Vdd designs is such that they manifest themselves at one or more voltage settings [18] - [20] . Existing diagnosis techniques use a single Vdd setting, and therefore, diagnosis for multi-Vdd designs imposes a challenge as bridge defects exhibit supply-voltage-dependent behavior. Single Vdd diagnosis for multi-Vdd designs may lead to imprecise diagnosis as shown by the experimental results (Section V) of this paper. Furthermore, it raises the following questions: 1) Is diagnosis resolution affected by different voltage settings? 2) If so, what voltage setting achieves the best level of diagnosis? 3) Is it possible to improve diagnosis resolution further by carrying out diagnosis at more than one voltage setting? To the best of our knowledge, the work reported here is the first to consider diagnosing bridge defects in multiVdd designs and present results to show that the lowest supply voltage provides the best resolution for single voltage diagnosis. This paper further exploits the additional information from other voltage settings to improve the diagnosis accuracy up to 72% over single voltage diagnosis. In addition, this paper also analyzes hard shorts (bridges with 0-Ω resistance), and experimental results show that diagnosis accuracy has little variation across different voltage settings for this class of defects.
For multi-Vdd designs that operate at more than one voltage setting, it is desirable to reduce diagnosis cost by achieving the minimum possible test application time (TAT) while achieving high diagnosis accuracy. Therefore, it is important to investigate the most useful Vdd settings or combination of Vdds, which may yield the desired outcome by omitting tests at some voltage settings. In this paper, we show experimental results using different Vdd pairs and identify the most useful Vdd pair, such that high diagnosis accuracy is achieved using reduced TAT, thereby reducing diagnosis cost. This paper is organized as follows. Section II gives an overview of resistive bridge defects and their behavior in the context of multi-Vdd design. The motivation for multi-Vdd diagnosis is discussed in Section III. In Section IV, we present a multi-Vdd diagnosis algorithm for bridge defects. Experimental setup and results are reported in Section V, and finally, Section VI concludes this paper.
II. PRELIMINARIES
A typical bridge fault behavior is shown in Fig. 1 . Fig. 1(a) shows a resistive bridge, where D1 and D2 are the gates driving the bridged nets, while S1 and S2 are successor gates, i.e., gates having inputs driven by one of the bridged nets. Let us consider the case when the output of D1 is driven high and the output of D2 is driven low. The dependence of the voltage level on the output of D1 (V o ) on the equivalent resistance of the physical bridge is shown in Fig. 1(b the corresponding input. These values are shown in the second part of Fig. 1 (b) (marked as "digital domain"). Crosses are used to mark the faulty logic values, and ticks are used to mark the correct ones. It can be seen that, for bridges with R sh > R 2 , the logic behavior at the fault site is fault free (all inputs read the correct value), while for bridges with R sh between 0 and R 2 , one or more of the successor inputs are reading a faulty logic value. The R sh value corresponding to R 2 is normally referred to as "critical resistance" as it represents the crossing point between faulty and correct logic behavior. Methods for determining the critical resistance have been presented in [21] .
A number of bridge resistance intervals can be identified based on the corresponding logic behavior. For example, bridges with R sh ∈ [0, R 1 ] exhibit the same faulty behavior in the digital domain (all successor inputs read the faulty logic value); similarly, for bridges with R sh ∈ [R 1 , R 2 ], successor gate S2 reads the faulty value, while S1 reads the correct value. Finally, for R sh > R 2 , all the successor gates read the correct logic value. Consequently, each interval [R i , R i+1 ] corresponds to a distinct logic behavior occurring at the bridge fault site.
Next, we provide an analysis of the effect of varying supply voltage on bridge fault behavior, which explains why defects behave differently at different voltage settings [17] , [18] . Fig. 2(a) shows the relation between the voltage on the output of gate D1 [ Fig. 1(a) ] and the bridge resistance for two different supply voltages V dd A and V dd B . Fig. 2 (a) also shows how the analog behavior at the fault site translates into the digital domain. By using similar explanation [as for Fig. 1(b) ], we can see that two distinct logic faults LF1 and LF2 can be identified for each Vdd setting. However, because the voltage level on the output of D1 does not scale linearly with the input threshold voltages of S1 and S2 when changing the supply voltage, the resistance intervals corresponding to LF1 and LF2 differ from one supply voltage setting to another [19] , [20] . Fig. 2(b A subclass of resistive bridging faults is hard short, which is observed when the nets connected with one another are at 0 Ω. The behavior of hard shorts in the context of multiple voltage settings can be understood from Figs. 1 and 2. In Fig. 1 , since the value of R sh is 0 Ω, the logic behavior at the fault site does not vary at two different Vdd settings (LF1 at both Vdd settings). In general, this similarity in logic behavior at two Vdd settings suggests that fault detection (for hard shorts) may have lesser dependence on voltage setting used, in comparison to bridges with higher resistance values.
From diagnosis point of view, it is interesting to analyze the impact of covering the same defect (particularly bridges with higher resistance values) at more than one voltage setting and to analyze its effect on diagnosis resolution, i.e., can it help to improve the diagnosis resolution over single voltage diagnosis? The next section uses illustrative examples to show that combining the information gathered by diagnosing at different voltage settings may help improve the diagnosis accuracy over single voltage diagnosis.
III. MOTIVATIONS FOR MULTI-VDD DIAGNOSIS
This section presents two illustrative examples to highlight the possible improvement in diagnosis by carrying it out at multiple voltage settings, using a simple pass/fail test. As discussed in Section II, defects caused by a resistive bridge consist of resistance interval(s) detectable at one or more voltage settings. The resistance range (at each voltage setting) corresponds to a faulty logic behavior in digital domain. TDR for the bridge comprises of union of resistance intervals detectable at each voltage setting. This is further elaborated in Fig. 3 , which shows two bridge locations (BL-A and BL-B) in a circuit structure similar to the one shown in Fig. 1 (a) and is found by using the same mechanism as for Fig. 2 using three voltage settings. Fig. 3 shows the V o behavior of bridges at three different voltage settings in analog domain and corresponding logic faults marked by TDR(V 1 ), TDR(V 2 ), and TDR(V 3 ), respectively. It should be noted that two logic faults exist for each bridge at each voltage setting (shown by TDR(V 1 ), etc.), but only one is assumed to be detectable. Logic faults shown in Fig. 3 are magnified and redrawn in Fig. 4 , which shows the TDR for the two bridges by combining information from all three voltage settings. For instance, in case of BL-A, resistance range marked by interval-A is detectable at V 1 only; similarly, resistance range marked by interval-B is detectable at both V 1 and V 2 .
The illustrative examples show the possible improvement by multiple voltage diagnosis over single voltage diagnosis. The two examples inject two different defects and are based on the following assumptions: 1) Single defect can be active at a given time, and 2) there is only one failing pattern (FP) in the diagnostic test set, which detects the two defects. Fig. 4 shows all the intervals that are detectable at different supply voltages by the same FP. Table I maps the detected/not-detected (D/ND) status of all intervals shown in Fig. 4 for the two bridges. 
A. Combining Diagnosis Information
In the first case, we inject a defect consisting of resistance value from interval C of bridge-A (Fig. 4) . In this scenario, the diagnostic test applied at each voltage setting would result in the following response:
e., the defect is detected at all three voltage settings. We first carry out diagnosis at each voltage setting separately and then at all three voltage settings, using the information provided by Table I and the tester response (TR). As mentioned earlier, Table I shows the (D/ND) status of each interval of the two bridges, as detected by the only FP. The TR at V 1 is "D," which means that the diagnosis callout at V 1 is as follows: bridge-A (intervals A, B, C) and bridge-B (intervals A, B). At V 2 , the TR is "D," which means that the diagnosis callout at V 2 is as follows: bridge-A (intervals B, C, D) and bridge-B (intervals B, C, D). Finally, at V 3 , the TR is "D," and the diagnosis callout is as follows: bridge-A (intervals C, D, E) and bridge-B (intervals D, E). Next, we take into account the TR at all three voltage settings, which is (D, D, D), and by combining the diagnosis callout at each voltage setting, we can identify the bridge and resistance interval that is common across all three voltage settings, i.e., bridge-A (interval C), which is indeed the actual inserted defect.
From this example, we can see that it is possible to improve the diagnosis callout by combining the information obtained from diagnosing the defect at three different voltage settings.
B. Passing Resistance Interval
This step further exploits the additional information, which is only available by diagnosing the design using multiple voltage settings. The diagnostic test applied at multiple voltage settings may detect a defect at one voltage setting, but it may not detect it at another voltage setting. This concept is shown in Fig. 2(b) , where a resistance range R sh ∈ [R 2A , R 2B ] of TDR (V dd A and V dd B ) can only be covered at V dd B . This means that a TP can detect this defect at V dd B only and will not be able to detect it at V dd A . Such TPs that show a detected "D" status at one voltage setting and not-detected "ND" status at other(s) are referred to as partially passing (PP) patterns.
The following example shows the effect of using PP patterns to improve diagnosis resolution. For this example, we assume that interval C of bridge-B is causing malfunction and that only one TP is a failing TP (i.e., FP). In this case, the TR at three voltage settings (V 1 , V 2 , V 3 ) is (ND, D, ND). The diagnosis is carried out using the information available in Table I and  the TR. Table II shows the progressive reduction in the list of suspected bridges as a result of each diagnosis step. The left most column shows the voltage setting, the next column shows the bridges (resistance intervals) detected by the FP at the particular voltage (as shown in Table I) , and the last column shows the D/ND status, using the TR. We first carry out diagnosis at V 2 as it has the detected status alone. The TR at V 2 is "D," which means that the diagnosis callout at V 2 is as follows: BL-A (intervals B, C, D) and BL-B (intervals B, C, D). Next, we take into account the resistance intervals for the two bridges that are detectable at other voltage settings, i.e., V 1 and V 3 . At V 1 , the detected bridges (resistance intervals) by the FP are as follows: BL-A (intervals A, B, C) and BL-B (intervals A, B), but since the TR is "ND," this means that all these intervals for the two bridges cannot be causing malfunction in the circuit, and therefore, the common intervals (for each bridge) can be removed from the suspected bridge list. As shown in Table II , after removing the common intervals, the remaining intervals for the two bridges are as follows: BL-A (interval D) and BL-B (interval C, D). Next, we carry out the same procedure at V 3 and remove the common interval for the two bridges from the suspected bridge list, i.e., interval D for both BL-A and BL-B. This gives BL-B (interval C) alone as the suspected candidate list, which in turn is the exact diagnosis. Furthermore, it is an improvement over single-Vdd diagnosis [at V 2 : BL-A (intervals B, C, D) and BL-B (intervals B, C, D)].
The aforementioned example shows the usefulness of PP patterns in improving diagnosis, which are not available at single voltage setting.
IV. MULTI-VDD DIAGNOSIS ALGORITHM
This section presents the diagnosis algorithm that carries out diagnosis at single/multiple voltage settings using a simple pass/fail (D/ND) test. The algorithm uses dictionary and TR; the flow is shown in Fig. 5 . The dictionary holds the resistance range of each bridge, which is detected by a TP when it is applied at a certain voltage setting V i , where V i could be V 1 , V 2 , or V 3 . From now onward, we will refer to it as (TP, V i ) pair. Every bridge with its complete resistance range is fault simulated separately by each one of the (TP, V i ) pair. The detected resistance interval(s) of each bridge is stored in the dictionary, against the (TP, V i ) pair that detects it. Fault simulation is performed using the procedure outlined in [19] and [20] . The tool flow for generating dictionaries is shown by Fig. 8 and further explained in Section V. The diagnosis algorithm also uses emulated TR using the fault simulator presented in [19] and [20] . It provides all the FPs, corresponding voltage setting V i on which the defect is detected, and the observed primary output response of the design, i.e., all (FP, V i , PO) tuple(s). This diagnosis algorithm consists of three types of intersection and primary output matching (POM) scheme, which are explained next.
A. BI
The diagnosis algorithm starts by reading all the (FP, V i ) pairs generated by the tester. By using the dictionary and each (FP, V i ) pair, it retrieves all the bridges along with their resistance intervals that are detected by the particular (FP, V i ) pair. It then identifies the common bridges that each one of the (FP, V i ) pair detects. The list of common bridges across all the (FP, V i ) pairs gives the "first suspected candidate list."
B. RRI
The size of "first suspected candidate list" can be further reduced by using the fact that resistive bridge defects manifest themselves at a single resistance value. This means that a defect should show a common resistance interval across all the FPs; otherwise, it can be removed from the suspected candidate list. This idea is illustrated in Table III. The table lists the two bridges (BL-A and BL-B) and their respective resistance intervals, detected by each one of the (FP, V i ) pair. It can be seen that only resistance interval "C" of BL-A is common to all three (FP, V i ) pairs, and there is no resistance interval of BL-B that is common across all FPs. This means that BL-B can be removed from the suspected candidate list. Resistance range intersection (RRI) removes the bridges with inconsistent resistance intervals and returns the "second suspected candidate list."
C. PRI
The purpose of passing resistance intersection (PRI) is to remove the resistance interval(s) (for each bridge in the "second suspected candidate list"), which is not causing malfunction in the circuit, thereby narrowing the suspected list of bridges. This is achieved by using the PP patterns (TPs that pass at one voltage setting but fail at another), dictionaries, and the "second suspected candidate list." Dictionaries hold the detectable resistance interval(s) of all bridge locations, detected by a TP when applied at a certain voltage setting. TPs that pass at a certain voltage setting are referred to as (PP, V i ) pair. This means that (PP, V i ) pair holds the resistance interval(s) (for respective bridges) that is not causing malfunction in the circuit and can be safely removed from the resistance range of suspected bridges. Bridges with empty list of resistance intervals can be removed from the suspected candidates, thereby improving diagnosis accuracy. The algorithm for this diagnosis step is shown in Fig. 6 their corresponding resistance interval(s), for all the (PP, V i ) pairs, from the dictionary. These two steps are shown in lines 1-4. In line 5, the algorithm compiles the "PP Bridge List" by combining the resistance interval(s) of each bridge, detected by (PP, V i ) pair, i.e., "PP bridge list" holds the nonfaulty resistance interval(s) of each bridge.
The algorithm goes over each bridge in suspected bridge list (one-by-one) and identifies the overlapping resistance interval(s) of the same bridge in PP bridge list. This overlapping resistance interval(s), marked as ORI, is removed from the list of resistance interval(s) of the particular bridge in the suspected bridge list. This process is repeated for all the bridges in the suspected bridge list and is shown by lines 6-14. Next, it removes bridges with empty list of resistance intervals from Suspected Bridge list. This step is shown by lines 15-17. Finally, the algorithm returns the "final bridge list," which holds all the bridges with their resistance intervals.
D. POM
POM improves diagnosis accuracy further by removing resistance intervals (for each suspected bridge), which produce a different output response than produced by the defect. The improvements achieved by this step are demonstrated by experimental results, as discussed in Section V. As mentioned earlier, the emulated TR stores the primary output values for each FP in the form of (FP, V i , PO) tuple. POM is accomplished by applying FP(s) in the presence of each resistance interval (of every bridge) and comparing the observed output response with the one recorded by the tester for the particular (FP, V i , PO) tuple. The resistance intervals, which deviate from the expected output response (stored in the tuple), are removed from the resistance intervals of the suspected bridge. In this way, suspected resistance intervals are reduced (from respective bridges); finally, bridges without any suspected resistance interval are completely removed from the suspected bridge list. The procedure is shown in Fig. 7 . The algorithm starts by fault simulating (using the procedure in [19] and [20] ) each resistance interval of the suspected bridge list using the (FP, V i , PO) tuple and compares the output response of the DUT (marked by OR on line 5) with PO member of the tuple. It removes resistance interval from the suspected bridge in case of a mismatch and moves to the next resistance interval; otherwise, it applies next FP. This is shown by lines 6-10. Finally, the algorithm removes those bridges from the suspected bridge list, which have no resistance interval, as shown by lines 13-15. This process is repeated for all the suspected bridges.
It should be noted that the proposed diagnostic flow shown in Fig. 5 applies POM as the last step. The suspected bridge list is greatly reduced by the first three intersection procedures (bridge intersection (BI), RRI, and PRI), and POM is applied on a reduced number of suspected bridges, which restricts the computation time of the algorithm, as fault simulation is applied only on the remaining resistance intervals of suspected bridges.
V. EXPERIMENTAL RESULTS
Five experiments are conducted to analyze and validate the proposed multi-Vdd diagnosis algorithm and to analyze the tradeoffs between diagnosis cost and accuracy. These experiments use ISCAS'85 and '89 full scan circuits. The benchmark circuits are synthesized using ST Microelectronics 0.12-μm cell library. The tool flow to generate dictionaries is shown in Fig. 8 . For each design, nonfeedback bridges are identified from the circuit layout. The "extractRC" tool from Cadence is used to get all the pairs of nets that are capacitively coupled. These pairs of nets are the most likely bridge locations. Feedback bridges are identified and removed. Table IV shows the different circuits used, along with the total number of gates and extracted bridges for each circuit. The dictionaries are generated by fault simulating 500 pseudorandom TPs 1 at three different voltage 1 Please note that we used 1000 pseudorandom test patterns at each Vdd setting in the earlier version of this work presented at ETS'08; therefore, diagnosis callouts differ from the results reported in ETS'08. The tester is emulated using the fault simulator described in [20] . A study presented in [22] on 14 wafers from different batches and different production lines concluded that 98.3% of resistive bridges are ≤ 5 kΩ, while considering the upper bound of uncertainty. Therefore, to mimic the real scenario, defects are injected by randomly selecting a resistance value between 0 and 5 kΩ for a randomly selected bridge. The tester applies all 500 TPs at different voltage settings and outputs the (FP, V i , PO) tuples for the diagnosis algorithm. For each circuit, 500 such random defects are injected (one at a time). A set of 
1) Exact (EXT):
The test case for which the diagnosis procedure returns a single bridge location and that bridge matches with the injected random bridge.
2) Contains (CNT):
The test case for which the diagnosis procedure returns more than one bridge location and that one of them matches with the injected random bridge.
3) Empty (EMT):
The test case for which the diagnosis procedure does not return any bridge location. This setup is used to conduct five experiments. The first experiment analyzes the voltage setting that achieves the best level of diagnosis; the second shows the possible improvement in diagnosis accuracy by carrying it out at multiple-voltage settings. The third experiment analyzes the impact of missing out diagnosis at one of the three voltage settings and shows the effect of conducting diagnosis on different Vdd pairs {(0.8 V, 1.0 V), (0.8 V, 1.2 V), (1.0 V, 1.2 V)}. This experiment is motivated toward saving tester time while recognizing the Vdd pair that achieves the highest diagnosis accuracy. The fourth experiment is geared toward getting an insight into diagnosis of hard shorts in the context of multi-Vdd designs, as they behave differently than bridges with higher resistance value. The last experiment shows that higher diagnosis accuracy can be achieved using larger (or high-resolution ATPG generated) tests.
A. First Experiment
The first experiment uses first two steps of the proposed diagnosis algorithm, i.e., BI and RRI, at each voltage setting separately. For every defect, these two steps are carried out at each voltage setting independently, and results are compiled to compare the diagnosis accuracy at each voltage setting. Table V tabulates the outcome of the experiment. The first column shows the benchmark circuits; the next three main columns, marked with "@ Vdd 0.8 V," "@ Vdd 1.0 V," and "@ Vdd 1.2 V," show the number of test cases which fall into one of the three diagnostic categories (EXT, CNT, EMT) as a result of applying the first two steps of the proposed diagnosis procedure at the particular voltage setting. It can be observed from Table V that diagnosis accuracy is highest at 0.8 V with highest number of Exacts and least number of Empty callouts for all the circuits. It is only for s13207 that we notice a higher number of Exacts at 1.2 V in comparison to other voltage settings. It was further investigated by analyzing the detailed diagnosis callout, which shows that majority of test cases diagnosed exactly at 1.2 V are included in the CNT group with 2-3 candidate bridges at other voltage setting. From this experiment, we can observe that the lowest voltage setting achieves the highest diagnosis accuracy for a large majority of circuits, which is similar to the findings reported recently by Arumi et al., using current-based diagnosis [23] .
From Table V , it can also be observed that the number of Empty callouts is quite high for all the circuits. This is further probed by a small experiment using circuits with higher number of Empty callouts in Table V . In this experiment, 500 random defects are inserted, but unlike the previous experiment, each defect is detectable at least one voltage setting, and the outcome is tabulated in Table VI. In Table VI , it should be noted that the number of Empty callouts is quite high at 1.0 and 1.2 V in comparison to 0.8 V. Empty callouts at 0.8 V are very few, and these defects are then detected at higher voltage settings for s9234, s5378, and s13207. This behavior can be understood from the study reported in [24] , which shows that for some bridges connected by gates of equal drive strength, higher Vdd is more effective for fault detection. This experiment shows that logic faults have higher detectability at the lowest voltage setting (0.8 V) as a defect does not show a faulty logic behavior at higher voltage settings, which is in line with previously reported research [25] . Second, a high number of Empty callouts (in Table V ) are also due to using pseudorandom TPs, which are not optimized for defect detection and are used for illustration purposes.
B. Second Experiment
The second experiment uses the complete diagnosis algorithm across all the voltage settings. In this case, the TR holds the FPs over all three voltage settings and corresponding primary output response. Table VII shows the outcome of this experiment. The second main column, marked with "RRI," shows the effect of "RRI" by taking into account all bridges (with their resistance ranges) detected at all voltage settings. The third main column, marked with "PRI," shows the effect of applying "PRI" by using the PP patterns. The last main column, marked with "POM," shows the effect of applying "POM" by fault simulating the suspected bridges using (FP, V i , PO) tuples. From Table VII , it can be observed that in all cases, POM achieves the best diagnosis accuracy with the highest number of Exact callouts for all the circuits. It should also be noted from Tables V and VII that "RRI" marginally improves over diagnosis at 0.8 V. For majority of circuits, the number of Exact callouts at 0.8 V has improved by less than 10. It is in case of c1908, s1488, and, particularly, s13207 that it achieves significant improvement over Exact callouts at 0.8 V.
The relative increases (Incr) in the number of Exact callouts by PRI and POM over other schemes are shown in the second and third main columns of Table VII by comparing the number of Exact callouts in each case. In the second main column of Table VIII , we list the relative increase in diagnosis accuracy of PRI over the following: 1) "0.8 V" (second column of Table V) and 2) "RRI" (second column of Table VII ). It should be noted that "PRI" achieves substantial improvement in diagnosis accuracy for all the circuits, showing up to 32.8% improvement over diagnosis callout at "0.8 V" and "RRI." This clearly demonstrates the useful contribution of TPs that pass at one voltage setting but fail at another (PP patterns) in improving the overall diagnosis accuracy. Next, in the third main column of Table VIII , we list the relative increase in diagnosis accuracy of POM over the following: 1) "RRI" (second main column of Table VII ) and 2) "PRI" (third main column of Table VII) . It can be observed that "POM" achieves the highest overall diagnosis accuracy for all the circuits, showing up to 72% improvement over "RRI" and 39.2% improvement over "PRI." This points to the success of POM in reducing the callouts categorized as "CNT" by the PRI scheme.
From this experiment, we can observe that the PP patterns, which are not available at single voltage diagnosis, can significantly improve diagnosis accuracy. The time taken by the multiVdd diagnosis algorithm ranges from a second to few minutes, depending on the size of benchmark circuit.
C. Third Experiment
Diagnosis cost is directly affected by the time individual IC spends on the tester while running diagnostic test. For this reason, it is desirable to reduce tester time to achieve lowcost diagnosis with least compromise on diagnosis accuracy. From previous experimental results, we have seen that high diagnosis accuracy is achieved by carrying out diagnosis at multiple voltage settings. The aim of this experiment is to evaluate the tradeoff between diagnosis cost and accuracy. This is accomplished by investigating the most useful Vdd settings or combination of Vdds, which may yield the desired outcome by omitting tests at a certain voltage setting, thereby reducing the diagnosis cost.
The third experiment also uses the complete diagnosis algorithm across different voltage settings. In this case, we carry out diagnosis using 3 Vdd pairs, i.e., (0.8 V, 1.0 V), (0.8 V, 1.2 V), and (1.0 V, 1.2 V). The outcome of this experiment is shown in the second, third, and fourth main columns of Table IX. From TABLE X  DIAGNOSIS CALLOUT FOR HARD SHORTS AT SINGLE VOLTAGE SETTING   Table IX , it can be observed that the diagnosis callout at "0.8 V and 1.0 V" achieves the highest accuracy in comparison to the other two Vdd pairs, i.e., (0.8 V, 1.2 V) and (1.0 V, 1.2 V).
It can be observed that multi-Vdd diagnosis scheme that uses all Vdd settings (shown in the fourth main column of Table VII) achieves slightly better diagnosis accuracy than diagnosis at "0.8 V and 1.0 V." In terms of the number of Exact callouts found by the two, the maximum difference is 12 for all the circuits. On the other hand, the maximum difference in the number of Exact callouts between diagnosis at all Vdd settings and at "0.8 V and 1.2 V" is 44 (in case of s15850). The maximum difference is even higher, i.e., 104 (in case of s1488) in comparison to the number of Exact callouts at "1.0 V and 1.2 V." This experiment shows that the tester time, which is a crucial parameter in the diagnosis cost, can be reduced by 33% by carrying out diagnosis at "0.8 V and 1.0 V" only while achieving very high (close to the overall best) diagnosis accuracy.
D. Fourth Experiment
The purpose of this experiment is to get an insight into diagnosis of hard shorts in the context of multi-Vdd designs and make appropriate recommendations for diagnosing such defects. The same experimental setup is used for diagnosis as for the first two experiments, but instead of inserting a random resistance range for each bridge, resistance value is set to 0 Ω for all the selected bridges. In this experiment, the number of test cases is limited by the number of bridges extracted by the layout tool and listed in Table IV ; however, designs with more than 500 bridges are restricted by 500 test cases.
The first part of the experiment uses the first two steps of the proposed diagnosis algorithm, i.e., BI and RRI, at each voltage setting separately. For every defect, these two steps are carried out at each voltage setting independently, and results are compiled to compare the diagnosis accuracy at each voltage setting. of Exact callouts is in close proximity at all voltage settings for all the circuits other than s13207. A higher number of Exact callouts are observed for s13027 at 1.2 V than at other voltage settings, as noted in the first experiment. The number of Empty callouts is also in very close proximity for all the circuits, which suggests that injected defects are in CNT group for defects that are not uniquely identified (EXT group). The second part of the experiment uses complete diagnosis algorithm across all voltage settings. In this case, the TR holds the FPs over all three voltage settings and corresponding primary output response as used for the second experiment. Table XI tabulates the outcome of this experiment using RRI, PRI, and POM. In case of hard shorts, while comparing the number of EXT callouts with single voltage diagnosis (Table X) , PRI shows up to 8.5% improvement (in case of s5378, while comparing with diagnosis at 1.2 V) over single voltage diagnosis. However, in case of resistive bridges, this improvement is up to 32.8%, as shown in Table VIII . Next, we analyze the impact of POM in improving the diagnosis accuracy, as it can be seen that POM shows significant improvement over PRI and other techniques. However, this improvement should not be entirely attributed to using more than one Vdd setting, as inserted defect may be identified by POM using one of the three Vdd settings.
In the light of this discussion, it is fair to conclude that multiple voltage diagnosis shows higher improvement for resistive bridges than for hard shorts.
E. Fifth Experiment
The aim of this experiment is to show the impact of test size on diagnosis accuracy. In this experiment, we have used 2000 pseudorandom TPs (four times that of test size used in previous experiments) at each Vdd setting. Dictionaries are generated using the same flow as shown in Fig. 8 and explained in Section V. The defects are randomly injected and are detectable at least at one voltage setting, which is what an ATPG normally aims to target during test generation. Table XII shows the results of diagnosis callout at single voltage setting using the first two steps of the diagnosis algorithm, i.e., BI and RRI. As expected, for all the circuits shown in Table XII , the diagnosis accuracy has improved in comparison to the results shown in Table V , primarily due to increased test size.
In the second part of the experiment, a complete diagnosis algorithm is used and results are shown in Table XIII . As can be seen from Table XIII, multiple voltage diagnosis shows significant increase in the number of Exact callouts in comparison to single voltage diagnosis (shown in Table XII ). For PRI step, the percentage increase in the number of Exact callouts is up to 22.4% (as for s5378) over single voltage (0.8 V) diagnosis. These results are further improved by the POM step, which shows up to 38.2% increase (as for s5378) in the number of Exact callouts in comparison to single voltage diagnosis.
The key observation of this experiment is that better diagnosis can be achieved with a large (high-resolution) ATPG test set. It should be noted that for single voltage diagnosis, highest accuracy is achieved at the lowest (0.8 V) voltage setting, which can be further improved by multiple voltage diagnosis. In [20] , it was shown that for 8 out of 12 multi-Vdd designs, 100% bridge defect coverage cannot be achieved at a single voltage setting. The study shows that most amount of bridge defect resistance is covered by tests at lowest Vdd setting (0.8 V); however, for 100% defect coverage, it is essential to generate tests at higher Vdd settings. The proposed multi-Vdd diagnosis approach capitalizes on these findings and achieves overall high diagnosis accuracy by using multiple voltage settings.
VI. CONCLUSION
Low-power ICs employing multiple-Vdd designs are commonly used in handheld devices. Developing effective diagnosis capabilities for such ICs is important for today's competitive mobile electronics. This paper is based on cause-effect diagnosis scheme using a simple pass/fail dictionary to minimize memory storage; however, conclusions drawn through the experiments reported in this paper are expected to hold if a complete dictionary that uses complete faulty responses or if an effect-cause diagnosis procedure [1] , [13] is used. This paper has addressed, for the first time, the diagnosis of multiple-Vdd ICs and proposed a novel multi-Vdd diagnosis algorithm to exploit the information from all voltage settings to achieve higher diagnosis accuracy. This paper provides a proofof-concept that multi-Vdd diagnosis can improve diagnosis accuracy over single-Vdd diagnosis. In addition, it recommends a way to reduce diagnosis cost by carrying it out at (0.8 V, 1.0 V) Vdd settings and still achieve high diagnosis accuracy. The improved diagnosis accuracy justifies the usage of TPs at more than a single-Vdd setting. Finally, it shows experimental results to establish that multi-Vdd diagnosis is more effective for resistive bridges than for hard shorts. Our future work includes integrating other real defects using their respective advanced fault models and utilizing recently reported approaches [8] , [9] to make it a more robust diagnostic suite. Furthermore, in deep submicrometer technology, process variation has increased the impact on effectiveness of test quality; therefore, its impact on diagnosis accuracy will also be investigated.
